



# Z80185/195 USER'S MANUAL

## TABLE OF CONTENTS

CHAPTER TITLE AND SUBSECTIONS	PAGE
<b>Chapter 1. Z80185/Z80195 Overview</b>	
1.1. Introduction .....	1-1
1.2. Features .....	1-1
1.3. General Description .....	1-1
1.4. Pin Descriptions .....	1-4
1.4.1. CPU Signals .....	1-4
1.4.2. UART and CSIO Signals .....	1-5
1.4.3. Multiplexed Signal .....	1-5
1.4.4. ESCC™ Signals .....	1-5
1.4.5. Z80185 Parallel Ports .....	1-5
1.4.6. Bidirectional Centronics™ Pins .....	1-6
1.4.7. System Control Signals .....	1-6
1.5. Z80185 MPU Functional Description .....	1-7
1.6. Architecture .....	1-7
<b>Chapter 2. Memory and Input/Output Cycle Timing</b>	
2.1. Introduction .....	2-1
2.2. Basic Timing .....	2-1
2.3. Input/Output .....	2-8
2.3.1. Internal I/O Registers .....	2-8
2.3.2. I/O Read/Write Timing .....	2-8
<b>Chapter 3. The Processor</b>	
3.1. Introduction .....	3-1
3.2. CPU Options .....	3-1
3.2.1. Z80 versus 64180 Compatibility .....	3-1
3.2.2. I/O Control Register (ICR) .....	3-4
3.2.3. CPU Control Register (CCR) .....	3-5
3.2.4. System Configuration Register .....	3-7
3.3. On-Chip ROM .....	3-8
3.4. Chip Select Outputs .....	3-9
3.5. Wait State Generators .....	3-10
3.5.1. Wait States in I/O Cycles .....	3-10
3.5.2. Wait States in Interrupt Acknowledge Cycles .....	3-10

CHAPTER TITLE AND SUBSECTIONS	PAGE
3.5.3. Wait States in Memory-Space Cycles .....	3-11
3.6. HALT and Low-Power Operating Modes .....	3-11
3.6.1. Normal Operation .....	3-11
3.6.2. HALT Mode .....	3-11
3.6.3. SLEEP Mode .....	3-12
3.6.4. IOSTOP Mode .....	3-13
3.6.5. SYSTEM STOP Mode .....	3-13
3.6.6. IDLE Mode .....	3-13
3.6.7. STANDBY Mode (With or without Quick Recovery) .....	3-15
3.7. Traps and Interrupts .....	3-17
3.7.1. INT/TRAP Control Register (ITC, I/O Address 34H) .....	3-18
3.7.2. Interrupt Enabling and Disabling .....	3-20
3.7.3. NMI - Non-Maskable Interrupt .....	3-21
3.7.4. Maskable Interrupt Level 0 .....	3-22
3.7.5. Interrupt Vector Low (IL) Registers .....	3-26
3.7.6. Interrupt Edge Register .....	3-27
3.7.7. INT1 and INT2 Interrupts .....	3-27
3.7.8. DMA, ASCI, PRT and CSI/0 Interrupts .....	3-30
3.7.9. The RETI Instruction .....	3-31
3.8. Memory Management Unit (MMU) .....	3-31
3.8.1. MMU Register Description .....	3-35
3.9. Dynamic RAM Refresh Control .....	3-38

## Chapter 4. Direct Memory Access

4.1. Introduction .....	4-1
4.2. DMA Overview .....	4-1
4.3. DMAC Block Diagram .....	4-2
4.4. DMAC Register Description .....	4-3
4.4.1. DMA Source Address Register Channel 0 .....	4-3
4.4.2. DMA Destination Address Register Channel 0 .....	4-3
4.4.3. DMA Byte Count Register Channel 0 .....	4-3
4.4.4. DMA Memory Address Register Channel 1 .....	4-3
4.4.5. DMA I/O Address Register Channel 1 .....	4-3
4.4.6. DMA Status Register (DSTAT) .....	4-4
4.4.7. DMA Mode Register (DMODE) .....	4-4
4.4.8. DMA/WAIT Control Register (DCNTL) .....	4-6
4.5. DMA Operation .....	4-7
4.5.1. Memory to Memory - Channel 0 .....	4-7
4.5.2. Memory I/O (Memory Mapped I/O) - Channel 0 .....	4-8
4.5.3. Channel 1 DMA .....	4-9
4.5.4. DMA Bus Timing .....	4-10
4.5.5. DMAC Channel Priority .....	4-10
4.5.6. DMAC and BUSREQ, BUSACK .....	4-10
4.5.7. DMAC Internal Interrupts .....	4-10
4.5.8. DMAC and NMI .....	4-11
4.5.9. DMAC and RESET .....	4-11

---

**CHAPTER TITLE AND SUBSECTIONS**

---

**PAGE****Chapter 5. Asynchronous Serial Communication Interface (ASCIs)**

5.1. Introduction .....	5-1
5.2. Overview .....	5-1
5.3. ASCI Block Diagram .....	5-1
5.4. ASCI Register Description .....	5-3
5.4.1. ASCI Transmit Shift Register 0, 1 (TSR0, 1) .....	5-3
5.4.2. ASCI Transmit Data Register 0, 1 .....	5-3
5.4.3. ASCI Receive Shift Register 0, 1 (RSR0, 1) .....	5-3
5.4.4. ASCI Receive Data FIFO 0, 1 .....	5-3
5.4.5. ASCI Status FIFO .....	5-3
5.4.6. ASCI Status Register 0, 1 (STAT0, 1) .....	5-3
5.4.7. ASCI Control Register A0, 1 (CNTLA0, 1) .....	5-4
5.4.8. ASCI Control Register B0, 1 (CNTLB0, 1) .....	5-6
5.4.9. ASCI Extension Control Register (ASEXT0, 1) .....	5-7
5.4.10. ASCI Time Constant Registers .....	5-8
5.5. Clocking Summary .....	5-8
5.6. Modem Control Signals .....	5-9
5.7. ASCI Interrupts .....	5-10
5.8. ASCI DMAC Operation .....	5-11
5.9. ASCI and RESET .....	5-11

**Chapter 6. Clocked Serial I/O Port (CSIO)**

6.1. Introduction .....	6-1
6.2. CSI/O Block Diagram .....	6-1
6.3. CSI/O Registers .....	6-2
6.3.1. CSI/O Transmit/Receive Data Register .....	6-2
6.3.2. CSI/O Control/Status Register .....	6-2
6.4. CSI/O Operation .....	6-3
6.5. CSI/O Operation Timing Notes .....	6-4
6.6. CSI/O Operation Notes .....	6-6
6.7. CSI/O and RESET .....	6-6

**Chapter 7. Programmable Reload Timers (PRTs)**

7.1. Introduction .....	7-1
7.2. PRT Block Diagram .....	7-1
7.3. PRT Register Description .....	7-2
7.3.1. Timer Data Register .....	7-2
7.3.2. Timer Reload Register .....	7-2
7.3.3. Timer Control Register (TCR) .....	7-2
7.4. PRT TIMing .....	7-3
7.5. PRT Interrupts .....	7-4
7.6. PRT and RESET .....	7-4
7.7. PRT Operation Notes .....	7-4

---

CHAPTER TITLE AND SUBSECTIONS	PAGE
-------------------------------	------

---

## Chapter 8. Counter/Timer Channels (CTCS)

8.1. Introduction .....	8-1
8.2. I/O Addresses .....	8-1
8.3. Writing Registers .....	8-2
8.4. CTC Registers .....	8-2
8.4.1. Control Register .....	8-2
8.4.2. Time Constant Register .....	8-3
8.4.3. Interrupt Vector Register .....	8-3
8.4.4. Down Counter .....	8-3
8.5. CTC Operation .....	8-4
8.6. CTC Interrupts .....	8-4

## Chapter 9. Watch-Dog Timer

9.1. Introduction .....	9-1
9.2. WDT Registers .....	9-1
9.2.1. WDT Master Register .....	9-1

## Chapter 10. Parallel Ports

10.1. introduction .....	10-1
10.2. Port Register .....	10-1

## Chapter 11. Z80185 Bidirectional Centronics P1284 Controller

11.1. Introduction .....	11-1
11.2. Bidirectional Centronics Registers .....	11-2
11.2.1. Interrupts .....	11-7
11.2.2. Operating Modes .....	11-7
11.2.3. Non-P1284 Mode .....	11-7
11.2.4. Peripheral Inactive Mode .....	11-7
11.2.5. Host Compatible Mode .....	11-8
11.2.6. Host Negotiation Mode .....	11-8
11.2.7. Host Reserved Mode .....	11-8
11.2.8. Peripheral Compatible/Negotiation Mode .....	11-8
11.2.9. Host Nibble Mode .....	11-9
11.2.10. Peripheral Nibble Mode .....	11-10
11.2.11. Host Byte Mode .....	11-10
11.2.12. Peripheral Byte Mode .....	11-11
11.2.13. Host ECP Forward Mode .....	11-12
11.2.14. Peripheral ECP Forward Modes .....	11-13
11.2.15. Host ECP Reverse Modes .....	11-14
11.2.16. Peripheral ECP Reverse Mode .....	11-15

CHAPTER TITLE AND SUBSECTIONS	PAGE
<b>Chapter 12. ESCC</b>	
12.1. Introduction .....	12-1
12.2. Elements of the ESCC Channel .....	12-1
12.2.1. Baud Rate Generator .....	12-3
12.2.2. Data Encoding/Decoding .....	12-4
12.2.3. Digital Phase-Locked Loop .....	12-6
12.2.4. Clock Selection .....	12-11
12.2.5. Transmit Data Path .....	12-13
12.2.6. Receive Data Path .....	12-13
12.3. Serial Modes and Protocols .....	12-15
12.3.1. Asynchronous Mode .....	12-15
12.3.2. Character Oriented Synchronous Modes .....	12-19
12.3.3. Bit-Oriented Synchronous (SDLC/HDLC) Mode .....	12-19
12.4. Register Addressing .....	12-31
12.5. Interrupts .....	12-32
12.5.1. Interrupt Control .....	12-33
12.5.2. Daisy-Chain Resolution .....	12-34
12.5.3. Interrupt Acknowledge .....	12-37
12.5.4. The Receiver Interrupt .....	12-37
12.5.5. Transmit Interrupts and Transmit Buffer Empty Bit .....	12-40
12.5.6. External/Status Interrupts .....	12-42
12.6. Write Registers .....	12-44
12.6.1. Write Register 0 (Command Register) .....	12-44
12.6.2. Write Register 1 (Transmit/Receive Interrupt and Data Transfer Mode Definition) .....	12-46
12.6.3. Write Register 2 (Interrupt Vector) .....	12-47
12.6.4. Write Register 3 (Receive Parameters and Control) .....	12-47
12.6.5. Write Register 4 (Transmit/Receive Miscellaneous Parameters and Modes) .....	12-48
12.6.6. Write Register 5 (Transmit Parameters and Controls) .....	12-49
12.6.7. Write Register 6 (Sync Characters or SDLC Address Field) .....	12-51
12.6.8. Write Register 7 (Sync Character or SDLC Flag)) .....	12-52
12.6.9. Write Register 7 Prime .....	12-52
12.6.10. Write Register 8 (Transmit Buffer) .....	12-53
12.6.11. Write Register 9 (Master Interrupt Control) .....	12-53
12.6.12. Write Register 10 (Miscellaneous Tx/Rx Control Bits) .....	12-54
12.6.13. Write Register 11 (Clock Mode Control) .....	12-56
12.6.14. Write Register 12 (Lower Byte of Baud Rate Generator Time Constant) .....	12-57
12.6.15. Write Register 13 (Upper Byte of Baud Rate Generator Time Constant) .....	12-58
12.6.16. Write Register 14 (Miscellaneous Control Bits) .....	12-58
12.6.17. Write Register 15 (External/Status Interrupt Control) .....	12-59
12.7. Read Registers .....	12-60
12.7.1. Read Register 0 (Transmit/Receive Buffer Status and External Status) .....	12-60
12.7.2. Read Register 1 .....	12-61
12.7.3. Read Register 2 .....	12-62

CHAPTER TITLE AND SUBSECTIONS	PAGE
12.7.4. Read Register 3 .....	12-62
12.7.5. Read Register 4 .....	12-63
12.7.6. Read Register 5 .....	12-63
12.7.7. Read Register 6 .....	12-63
12.7.8. Read Register 7 .....	12-63
12.7.9. Read Register 8 .....	12-64
12.7.10. Read Register 9 .....	12-64
12.7.11. Read Register 10 .....	12-64
12.7.12. Read Register 11 .....	12-64
12.7.13. Read Register 12 .....	12-64
12.7.14. Read Register 13 .....	12-65
12.7.15. Read Register 14 (ESCC and 85C30 Only) .....	12-65
12.7.16. Read Register 15 .....	12-65

## Chapter 13. Z80185/195 Instruction Set

13.1. Introduction .....	13-1
13.2. Operand Codes .....	13-2
13.3. Z80 Status Indicators (Flags) .....	13-2
13.3.1. Carry Flag (C) .....	13-2
13.3.2. Add/Subtract Flag (N) .....	13-3
13.3.3. Parity/Overflow Flag (P/V) .....	13-3
13.3.4. Half Carry Flag (H) .....	13-3
13.3.5. Zero Flag (Z) .....	13-3
13.3.6. Sign Flag(S) .....	13-4
13.4. The Instruction Set .....	13-4

## Appendix A. Opcode Maps

A.1. Introduction .....	A-1
-------------------------	-----

## Appendix B. Z8018X Instruction Execution

B.1. Bus and Control Signal Condition in each Z8018X Machine Cycle .....	B-1
--	-----

© 1998 by Zilog, Inc. All rights reserved. No part of this document may be copied or reproduced in any form or by any means without the prior written consent of Zilog, Inc. The information in this document is subject to change without notice. Devices sold by Zilog, Inc. are covered by warranty and patent indemnification provisions appearing in Zilog, Inc. Terms and Conditions of Sale only.

ZILOG, INC. MAKES NO WARRANTY, EXPRESS, STATUTORY, IMPLIED OR BY DESCRIPTION, REGARDING THE INFORMATION SET FORTH HEREIN OR REGARDING THE FREEDOM OF THE DESCRIBED DEVICES FROM INTELLECTUAL PROPERTY INFRINGEMENT. ZILOG, INC. MAKES NO WARRANTY OF MERCHANTABILITY OR FITNESS FOR ANY PURPOSE.

Zilog, Inc. shall not be responsible for any errors that may appear in this document. Zilog, Inc. makes no commitment to update or keep current the information contained in this document.

Zilog's products are not authorized for use as critical components in life support devices or systems unless a specific written agreement pertaining to such intended use is executed between the customer and Zilog prior to use. Life support devices or systems are those which are intended for surgical implantation into the body, or which sustains life whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

Zilog, Inc. 210 East Hacienda Ave.  
Campbell, CA 95008-6600  
Telephone (408) 370-8000  
FAX 408 370-8056  
Internet: <http://www.zilog.com>

